ECE 120: Introduction to Computing Fall 2023 – Final Exam

Friday, December 8th, 2023

Answer KEY

- Ensure that your exam booklet has 19 pages.
- Write your NAME and UIN clearly in the boxes below.
- Do not tear the exam booklet apart. You can only detach the last page for scratch work if needed.
- This is a closed book/notes exam. You may use a calculator.
- You are allowed one handwritten sheet of notes (both sides). Write your name on the cheat sheet. The cheat sheet will be collected at the end of your exam.
- Absolutely no interaction between students is allowed.
- Indicate any assumptions that you make.
- The questions are not weighted equally. Budget your time accordingly.
- Show your work and write legibly. Solutions in illegible handwriting will be graded as incorrect.
- Write your UIN (9-digit #) in the provided space on each page.

NAME			UIN
	Problem 1	10 points	
	Problem 2	15 points	
	Problem 3	15 points	
	Problem 4	15 points	
	Problem 5	26 points	
	Problem 6	08 points	
	Problem 7	11 points	
	Total	100 points	

UIN	I

Problem 1 (10 points): Binary Representation and Operations

1.	(3 points) a) What is the minimum number of bits required to encode a character set consisting of 129 symbols?
An	iswer:
b)	How many additional symbols, if any, can be encoded with your answer to part (a)?
An	iswer:
2.	(4 points) The 7-bit pattern x74 represents what value in each of the following representations?
AS	SCII:
Un	signed (write answer in decimal):
2's	s complement (write answer in decimal):
3.	(3 points) Prove that the set of Boolean functions {OR, NOT} is logically complete.

UIN			


Answer: 8 bits
b) How many additional symbols, if any, can be encoded with your answer to part (a)?
Answer: 127 Symbols
2. (4 points) The 7-bit pattern x74 represents what value in each of the following representations?
ASCII: t (lower case)
Unsigned (write answer in decimal):
2's complement (write answer in decimal):
3. (3 points) Prove that the set of Boolean functions {OR, NOT} is logically complete.
@Ann-bit NOR gates can be built with an
n-bit OR gate followed by a NOT gate
(+2) @ Since {NOR} is logically complete,
{OR, NOT} is also logically complete.
Note: If statement in @ is not complete, (-1)

1. (3 points) a) What is the minimum number of bits required to encode a character set

consisting of 129 symbols?

Problem 2 (15 points): Combinational Logic

1. Shown on the right is a combinational circuit that adds two 2-bit numbers, a_1a_0 and b_1b_0 , and outputs the sum bits s_1s_0 and the carry bit c_2 .



a. (4 points) Fill in the K-map for c_2 below.

c_2		b_1b_0				
		00	01	11	10	
	00					
a1a0	01					
arao	11					
	10					

 b_1b_0 a_1a_0


b. (3 points) Based on the K-map to the right above, write a Boolean expression for s_{θ} in *POS* form. Show corresponding loops on the K-map.


 $s_{\theta} =$

c. (3 points) Implement the circuit to calculate s_0 as a two-level network using only one type of gate. You can assume that inverted inputs are available.

Problem 2, continued

2. (5 **points**) Using two copies of the combinational circuit from Part 1 as building blocks and as few additional gates as possible, design a combinational circuit that subtracts two 2-bit 2's complement numbers, p_1p_0 and q_1q_0 . The circuit should output the difference bits $d_1d_0 = p_1p_0 - q_1q_0$





UIN			

a. (4 points) Fill in the K-map for c_2 below.

(1) For each	00	
incorrect	01	
70 \omega a_1 a_0^	D	L
K	11	
		L

 c_2

	b_Ib_0					
	00	01	11	10		
00	0	0	O	0		
01	0	0	1	0		
11	0	1	1	1		
10	0	O	1	1		


50		b_1b_0					
		00	01	11	10		
	00	0/	1	1	0		
a_1a_0	01	1	10	0	1		
u ₁ u ₀	11	1	0	0	1		
	10	0	1	1	0		
					(

s_0		b_1b_0				
		00	01	11	10	
	00	0/	1	1	0	
a_1a_0	01	1	10	0	1	-
<i>u1</i> u0	11	1	0	0	1	-
	10	0	1	1	0	
					(-

(+2) for expression

(f) For k-map.

 $s_0 = (\tilde{q}_0 + \tilde{p}_0) \cdot (q_0 + b_0)$




- (f) for NOR
- (f) for 2-leve
- (f) for label s

XOR Implementation



UIN



(You should not need to write below this line.)

LOTE: P. P. and 9,96

(f2) for -19.90)

Could be switched

(f2) for (P1 P0) + 1-9.90)


but 9/96 has to go With -1

Problem 3: FSM Design Problem (15 points)

Your part-time employer Professor Zapper from Psychology asks you to design the logic for an experiment to study the memory of rats. The experimental setup is shown below. In each "cycle," the experimenter turns the alarm on or off. Your system receives a signal from the audio sensor A: when the alarm is on, A = 1. In the same "cycle" (long cycles), the rat responds by either depressing the lever L (in which case L = 1) or not depressing the lever (L = 0).

Professor Zapper wants the rats to follow a protocol. In the first and second cycles, the rat should not match the lever with the alarm. In other words, the rat should press the lever when the alarm is off, and not press the lever when the alarm is on. In the third cycle, the rat should match the alarm: press the lever when the alarm is on, and don't press the lever when the alarm is off.

If the rat succeeds in this endeavor, it should receive food (set F = 1 for a cycle). If it fails, it should immediately be zapped for a cycle (set Z = 1 for a cycle). After the penalty/reward cycle, start over.



Designing the FSM:


We can make one crucial observation to simplify the design. We can introduce a variable T such that when rat's action is in accordance with the alarm, T=1. This is the case when

A	L	T
0	0	1
0	1	0
1	0	0
1	1	1

Thus, T = NOT (A XOR L)

UIN			

1. (4 points) Based on this description, design a finite state machine to implement the desired experimental protocol. In particular, draw a complete state transition diagram labeled with input, internal state bits, and outputs. For your convenience, the partial state diagram is given to you. Complete the state diagram showing necessary transitions, inputs, and output. Hint: from every state, there will be two possible transitions.



A side effect of the above implementation is that when the experiment starts, the rat is zapped at first

UIN


1. **(6 points)** Find simple logical expressions (minimal SOP) for next-state variables as well as functions mapping your internal state values to the outputs F and Z.

Next State Table

S_1	S_0	T	S ₁ ⁺	S 0 +	F	Z
0	0	0	0	1	0	1
0	1				0	0
1	1	1	1	0		

2. **(5 points)** Implement the FSM by drawing a logic schematic circuit diagram for your system.


UIN




	1 40
	5
0	
1	
2	
3	
4	
5	
6	
7	

\mathbf{S}_1	S_0	T	S_1^+	S 0 +	F	Z
0	0	0	0	1	0	1
Ø	٥	1	٥	O	0	ſ
٥	1	٥	1	ſ	0	0
0	1	١	0	O	0	0
1	0	0	0	((٥
ſ	0	1	٥	٥	1	0
ſ	1	٥	٥	0	٥	٥
1	1	1	1	0	٥	0

		5,50
2	=	5,50






Truth Table: (-0.5) every incorrect ROW

(-1) every incorrect St, St

(-0.75) every incorrect F, Z

* Note: st, st, F, Z should be based on student's table, which could be wrong/incorrect.



Problem 4 (15 points): LC-3 Interpretation and Assembly

1. The program below consists of LC-3 instructions and data.

x3000 0010 0110 0000 101	1 LD R3, #11
x3001 0101 1011 0110 000	
x3002 0110 1100 1100 000	o
x3003 0000 0110 0000 001	1
x3004 1001 1001 1011 1111	1
x3005 0001 1101 0010 0003	1
x3006 0111 1100 1100 000)
x3007 0001 0110 1110 0003	1
x3008 0001 1011 0110 0003	1 ADD R5, R5, #1
x3009 0001 1101 0111 100)
x300A 0000 1001 1111 011	1
	1
x300C 1111 0000 0000 0000	

- a. **(9 points)** Decode the remaining instructions in the program above into LC-3 assembly language using the format shown in those already done for you. Note that all blanks correspond to instructions, not data.
- b. (4 points) In twenty words or less, explain what the program does.

UIN	
-----	--

Problem 4, continued:

2. **(2 points)** The following program has exactly one error. State the nature of the error, in which pass the assembler identifies the error (first or second), and suggest how the program can be corrected.

```
.ORIG x3000
LEA R0,STRING
FIND

LDR R1,R0,#0
BRn DONE
ADD R0,R0,#1
BRnzp FIND
STRING .BLKW x1000
EOS .FILL xFFFF
DONE HALT
.END
```

Answer (use no more than 20 words):

UIN_____

(-1) Fox every incorrect decoding 1. The program below consists of LC-3 instructions and data. Max (-9) x3000 0010 0110 0000 1011 LD R3, #11 x3001 0101 1011 0110 0000 ×3002 0110 1100 1100 0000 x3003 0000 0110 0000 0011 x3004 1001 1001 1011 1111 x3005 0001 1101 0010 0001 x3006 0111 1100 1 00 0000 x3007 0001 0110 1110 0001 x3008 0001 1011 0110 0001 ADD R5, R5, #1 x3009 0001 1101 0111 1000 x300A 0000 1001 1111 0111 x300B 1111 0000 0010 0101 x300C 1111 0000 0000 0000 FILL .xF000 b. (4 points) In twenty words or less, explain what the program does. Read an array of eight memory locations from x FOOD; invest the negative values and store them in their corresponding -Problem 4, continued: 2. (2 points) The following program has exactly one error. State the nature of the error, in which pass the assembler identifies the error (first or second), and suggest how the program can be corrected. .ORIG x3000 LEA RO, STRING FIND LDR R1,R0,#0 BRn DONE ADD R0, R0, #1 BRnzp FIND STRING .BLKW x1000 .FILL xFFFF DONE HALT Answer (use no more than 20 words): out of range exxos. ->
The assembler Identifies the
exxos in the second pass pcofset5

|--|

Problem 5 (26 points)

In this problem we introduce a new instruction to the LC3 instruction set, called ADDM: Add to Memory.

ADDM DR, SR1, SR2

ADDM adds the content of the source register **SR2** and the content of the memory location whose address is in register **SR1**, and puts the result in register **DR**. ADDM has opcode 1101 and the RTL is:

$DR \leftarrow M[SR1] + SR2$, set CC

1. (**4 points**) Give the binary encoding of the instruction **ADDM R3, R4, R5** by filling in the missing bits.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
										0	0	0			

2. **(2 points)** Statement: "If we set the 5th bit to 1 (IR[5]=1) when encoding the ADDM instruction, it won't work as expected."

Is this statement True or False? Justify your choice with reference to SR2MUX.

True, because	

T 1 1	
False, because	
- WIDO, C - C - C - C - C - C - C - C - C - C	

3. **(8 points)** Give the sequence of 4 microinstructions that implement the ADDM instruction **after the decode state**. If needed, you may use R6 as a temporary register.

Answer:	


4. **(8 points)** Determine the control ROM microinstructions that implement the RTL statements from part (a). Complete the table below by filling in **0**, **1**, or **x** as appropriate. Specify ROM addresses in **decimal**. Note that your first state number is implied by the decode strategy used in the LC-3 microarchitecture. State numbers 51, 52, 53, and 54 are available as additional states for your use.

UIN	

ROM address in decimal	IRD	COND(3), COND0 is LSB	J(6), J0 is the LSB	I D BFN	LD.MAR	LD.MDR	LD.IR	LD.PC	LD.REG	LC.CC	GateMARMUX	GateMDR	GateALU	GatePC	MARMUX	PCMUX(2)	ADDR1MUX	ADDR2MUX(2)	DRMUX(2)	SR1MUX(2)	ALUK(2)	MIO.EN	R.W
							Do	no	t fil	ll in	data	apa	th c	cont	rol w	vord	fiel	ds fo	or the	ese t	wo		
						m	icr	oins	stru	ictio	ons.	Bu	ıt be	e su	re to	fill	in tł	ne re	maiı	ning	two.		


5. (4 points) Draw the state diagram for ADDM after the decode state with the arc labels as needed, the RTLs mentioned in the states, and include the state numbers in the boxes provided. State numbers 51, 52, 53 and 54 are available as additional states for your use. Hint: your answer should be consistent with the simplified Patt and Patel microsequencer circuit attached to this booklet.

Note: $51_{10} = 110011_2$, $52_{10} = 110100_2$, $53_{10} = 110101_2$, $54_{10} = 110110_2$



UIN

missing ons.



If the operands are 10000cct, but misplaced (-1)

Is this statement True or False? Justify your choice with reference to SR2MUX.

Urue, because IR[5] must be zero such that

GRZ (1.e. RS) is selected by the SRZMUX

False, because _

3. (8 points) Give the sequence of 4 microinstructions that implement the ADDM instruction after the decode state. If needed, you may use R6 as a temperary register.

Answer: MAR < RIJR[8-6] MAR < RA MDR & M[MAR]

R6 & MDR

R[IR[II:9] & R6 + R[IR[2:0]]; R3 & R6 + R5


	ROM address in decimal	IRD	COND(3), COND0 is LSB	J(6), J0 is the LSB		I D BEN	LD.MAR	LD.MDR	LD.IR	LD.PC	LD.REG	TC:CC	GateMARMIX	GateMDR	GateALU	GatePC	MARMUX	PCMUX(2)	ADDRIMUX	ADDR2MUX(2)	DRMUX(2)	SR1MUX(2)	ALUK(2)	MIO.EN	R.W
	13	0	000	(1)	0 100	0	1	Ø	0	0	ő	٥	0	σ	1	0	×	χĸ	×	××	×¥	01	17	0	×
	52	0	001	110	100	0	0	١	0	0	0	σ	σ	đ	0	٥	x	χĸ	×	ĸĸ	x#	χX	ΚX	1	0
	54	٥	400	110	011	<u> </u>			Do	no	t fil	l in	dat	apa	th c	ont	rol v	vord	field	ls fo	r the	se tv	vo		
53	51	0	000	010	010		\	n	nicr	oin	stru	ctio	ons.	Bu	it be	e su	re to	fill	in th	e rer	nain	ing 1	wo.		
								/	1	ī	0	1	(2	J	(a	15	٥	C	b	(ct))	

(1.6 KOW address, IRD...
(1.6 KOW address, IRD...
(204D(3), J(6), and
control signal groups)

COND(3), COND0 is LSB Laddress i J0 is the 001 110100 0 0 1 0 0 0 0 0 0 0 000 110011 Do not fill in datapath control word fields for these two microinstructions. But be sure to fill in the remaining two 000 010010 → 110101

_Also Correct

UIN_____



(-1) point

For every

Incorrect

State no.

Problem 6 (8 points): LC-3 Assembly Programming

Shown below is an incomplete LC-3 assembly program that computes the sum of the squares of a list of positive integers, stored in consecutive memory locations starting at address **x5000**. A zero or a negative number indicates the end of the list of integers. The result is saved to memory address **x6000**. Write the missing lines of code. You must write only one instruction per missing line. To receive credit, you can only use registers R0, R1, R2, R3, R4, and no other register.

LINE		PROGRAM
1		; Store program in location x3000
2		, store program in rocation Assure
3		; RO stores the address of the list, 0x5000
4		LD RO, NUM LIST
5		; Initialize the sum in R1 to zero
6		, initialize the sum in Ki to zero
7	SUM LOOP	; Load current number from the list to R2
8	SOM_LOOF	, Load Cullent number from the fist to K2
9		; Exit if the number is negative or zero
10		BR END LOOP
11		; Clear R3 to store the square result
12		AND R3, R3, #0
13		; Copy the current number to R4
14		ADD R4, R2, #0
15	MIII II I OOD	
16	MULT_LOOP	; The loop calculates the square of R4
17		ADD B2 B2 #_1
18		ADD R2, R2, #-1
19		; Repeat inner loop to calculate the square
20		BR
21		; Add the calculated square R3 to the sum
22		ADD R1, R1, R3
23		; Move to the next number in the list
24		ADD R0, R0, #1
25	END LOOP	BR SUM_LOOP ; Store the sum at x6000
26	END_TOOL	, Store the Sum at X0000
27		HALT
28	· Momory address	of the number list
29	NUM LIST	or the number rist
30	_	to store the result
31	RESULT	.FILL x6000
31	KESULT	.FILL X0UUU

.END

(-1) Fox every Incorrect instruction

LINE		PROGRAM
1		; Store program in location x3000
		.ORIG x3000
2	•	; R0 stores the address of the list, $0x5000$
		LD RO, NUM_LIST
4		; Initialize the sum in R1 to zero
5		AND R1, R1, #0
6	SUM_LOOP	; Load current number from the list to R2
7		LDR R2, R0, #0
8		; Exit if the number is negative or zero
9		BRnz END_LOOP
10		; Clear R3 to store the square result
11		AND R3, R3, #0
12		; Copy the current number to R4
13		ADD R4, R2, #0
14	MULT_LOOP	; The loop calculates the square of R4
15		ADD R3, R3, R4
16		ADD R2, R2, #-1
17		; Repeat inner loop to calculate the square
18		BRp MULT_LOOP
19		; Add the calculated square to the sum
20		ADD R1, R1, R3
21		; Move to the next number in the list
22		ADD R0, R0, #1
23		BR SUM_LOOP
24	END_LOOP	; Store the sum at x6000
25		STI R1, RESULT
26		HALT
27	; Memory address	of the number list
28	NUM_LIST	.FILL x5000
29	; Memory address	to store the result
30	RESULT	.FILL x6000
31		.END

UIN

Problem 7 (11 points): LC-3 Assembly Analysis

You are given the following program written in LC-3 assembly language.

```
.ORIG x3000
                   LEA
                         R1, INPUT
                   LEA
                         R2, MASK
                   LDR
                         R3, R2, #0
                   NOT
                         R2, R2
                         R2, R2, #1
                   ADD
                         R4, R4, #0
                   AND
OUTER LOOP
                         R0, R1, #0
                   LDR
                         R5, R5, #0
                   AND
                   ADD
                         R5, R5, #15
                         R6, R0, R3
INNER LOOP
                   AND
                         SKIP ADD
                   BRz
                         R4, R4, #1
                   ADD
                         R0, R0, R0
SKIP ADD
                   ADD
                   ADD
                         R5, R5, #-1
                   BRzp
                         INNER LOOP
                   ADD
                         R1, R1, #1
                   ADD
                         R6, R1, R2
                         OUTER LOOP
                   BRn
ST
                   R4, RESULT
                   HALT
INPUT
             .FILL x1248
             .FILL x2814
            .FILL x4821
            .FILL x8000
MASK
RESULT
            .BLKW #1
             .END
```

1. (5 points) For each label in the table below, fill in its memory address and the number of times the LC-3 reads from that memory address during the execution of the entire program. Count only memory reads, not writes.

Label	Memory Address (4-digit hexadecimal value)	Number of Memory <u>Reads</u> (decimal number)
OUTER_LOOP		
INNER_LOOP		
SKIP_ADD		
INPUT		
MASK		

2. (6 points) Write the **4-digit hexadecimal values** held in the following registers/memory when the program halts. Assume that HALT does not modify any registers.

UIN

R1 = _____ R2 = ____ R4 = ____

(5 points) For each label in the table below, fill in its memory address and the number of times the LC-3 reads from that memory address during the execution of the entire program. Count only memory reads, not writes.

Label	Memory Address (4-digit hexadecimal value)	Number of Memory <u>Reads</u> (decimal number)
OUTER_LOOP	x3006	3
INNER_LOOP	x3009	48
SKIP_ADD	x300c	48
INPUT	x3014	1
MASK	x3017	1

(-0.5) For every incorrect Memory address

(-0.5) Fox every incorrect no. of memory head.

M[x300C] =______M[x300E] =_____M[x3018] =_____

(6 points) Write the **4-digit hexadecimal values** held in the following registers/memory when the program halts. Assume that HALT does not modify any registers.

R1 = **x3017** R2 = **xCFE9** R4 = **x000C**

 $M[x300C] = _x1000_ M[x300E] = _x07FA_ M[x3018] = _x000C_$

(-1) For every incorrect answer