

**ECE 120 Third Midterm Exam  
Fall 2017**

Tuesday, November 28, 2017

Name: \_\_\_\_\_

NetID: \_\_\_\_\_

Discussion Section and TA name:

11:00 AM	<input type="checkbox"/>	AD1 Ruby	<input type="checkbox"/>	AD8 Matt
12:00 PM	<input type="checkbox"/>	AD2 David	<input type="checkbox"/>	AD9 Matt
1:00 PM	<input type="checkbox"/>	AD3 David	<input type="checkbox"/>	ADA Yu-Hsuan
2:00 PM	<input type="checkbox"/>	AD4 Wanzheng	<input type="checkbox"/>	ADB Zhaoheng
3:00 PM	<input type="checkbox"/>	AD5 Wanzheng		
4:00 PM	<input type="checkbox"/>	AD6 Spencer	<input type="checkbox"/>	ADC Ruby
5:00 PM	<input type="checkbox"/>	AD7 Spencer	<input type="checkbox"/>	ADD Zhaoheng

- Be sure that your exam booklet has 9 pages.
- Write your name, netid and check discussion section on the title page.
- Do not tear the exam booklet apart, except for the last two pages.
- Use backs of pages for scratch work if needed.
- This is a closed book exam. You may not use a calculator.
- You are allowed one handwritten 8.5 x 11" sheet of notes (both sides).
- Absolutely no interaction between students is allowed.
- Clearly indicate any assumptions that you make.
- The questions are not weighted equally. Budget your time accordingly.
- Show your work.

Problem 1      19 points      \_\_\_\_\_

Problem 2      12 points      \_\_\_\_\_

Problem 3      23 points      \_\_\_\_\_

Problem 4      24 points      \_\_\_\_\_

Problem 5      22 points      \_\_\_\_\_

---

Total              100 points      \_\_\_\_\_

### Problem 1 (19 points): FSM Design

In this problem you will implement an FSM that recognizes a **01** sequence. The circuit has one input **x**, one output **z**, and the output is 1 if and only if the pattern **01** has been detected in the input stream.


Example:

Input:  $x = 0 \ 0 \ 1 \ 1 \ 1 \ 0 \ 1 \ 0 \ 1 \ 1 \ 1 \ 1 \ 0 \ 1 \ 1 \ 0 \ 1 \ . \ .$





Output:  $z = \quad 0 \ 0 \ 1 \ 0 \ 0 \ 0 \ 1 \ 0 \ 1 \ 0 \ 0 \ 0 \ 0 \ 1 \ 0 \ 0 \ 1 \ . \ .$

Note that the output sequence is delayed by 1 clock cycle compared to the input sequence because the output is a function of the flip-flop outputs.


1. (14 points) Draw the **Moore** state diagram and label the outputs and inputs. Give the meaning of each state. **To get full credit, use the minimum number of states.**



State	Meaning
"Start" 00	
01	
10	
11	




2. (5 points) Shown below is a 4-bit **shift register**, constructed with 4 positive-edge-triggered D flip-flops. Use this shift register and **only one gate** (NOT, AND, OR, NAND, NOR, XOR, or XNOR) to implement a circuit, which recognizes **01** *just like the example at the top of the page*. Be sure to label input **x** and output **z**.





**Problem 2 (XX points): FSM Analysis**

1. **(4 points)** Write the next state equation for  $S_1^+$  from the FSM circuit given below.

$S_1^+ =$  \_\_\_\_\_



2. **(8 points)** Complete the state transition diagram (shown below) so that it corresponds to the FSM circuit above.






### Problem 4 (24 points): Memory

The ECE 120 instructors invited Doctor Strange to assist with the exam, and he obliged with the memory design presented below. Unfortunately for students, the instructors realized too late that he did not learn ECE 120 in this dimension, but in some other alternate dimension.

Doctor Strange designed a **24x4 RAM**. His design, even though it works fine, is a bit... *strange*!



(The questions you need to answer are on the next page.)

**Problem 4 (24 points): Memory (continued)**

1. **(12 points)** A student attempts to write ( $CS=1$  and  $R/W'=0$ ) into the 24x4 RAM with data  $D_3D_2D_1D_0 = 1011$  at address  $A_4A_3A_2A_1A_0 = 01110$ . Indicate in the table below which of the 8x2 RAMs are accessed by **circling YES or NO for each RAM**. If an 8x2 RAM is accessed, also write down the 2-bit Data-In and the 3-bit address ADDR[2:0] for that 8x2 RAM.

RAM #1 Accessed? YES / NO Data-In= _____ ADDR[2:0]= _____	RAM #2 Accessed? YES / NO Data-In= _____ ADDR[2:0]= _____
RAM #3 Accessed? YES / NO Data-In= _____ ADDR[2:0]= _____	RAM #4 Accessed? YES / NO Data-In= _____ ADDR[2:0]= _____
RAM #5 Accessed? YES / NO Data-In= _____ ADDR[2:0]= _____	RAM #6 Accessed? YES / NO Data-In= _____ ADDR[2:0]= _____

2. **(12 points)** Another student now attempts to write ( $CS=1$  and  $R/W'=0$ ) into the 24x4 RAM with data  $D_3D_2D_1D_0 = 0100$  at address  $A_4A_3A_2A_1A_0 = 01011$ . Indicate in the table below which of the 8x2 RAMs are accessed by **circling YES or NO for each RAM**. If an 8x2 RAM is accessed, also write down the 2-bit Data-In and the 3-bit address ADDR[2:0] for that 8x2 RAM.

RAM #1 Accessed? YES / NO Data-In= _____ ADDR[2:0]= _____	RAM #2 Accessed? YES / NO Data-In= _____ ADDR[2:0]= _____
RAM #3 Accessed? YES / NO Data-In= _____ ADDR[2:0]= _____	RAM #4 Accessed? YES / NO Data-In= _____ ADDR[2:0]= _____
RAM #5 Accessed? YES / NO Data-In= _____ ADDR[2:0]= _____	RAM #6 Accessed? YES / NO Data-In= _____ ADDR[2:0]= _____

### Problem 5 (22 points): LC-3 Interpretation and Assembly

The registers of an LC-3 processor currently have the values shown in the table to the right.

R0	x8888	R4	xCCCC	PC	x3710
R1	x9999	R5	xDDDD	IR	x993F
R2	xAAAA	R6	xEEEE	MAR	x370F
R3	xBBBB	R7	xFFFF	MDR	x993F

The table to the right shows some of the contents of the LC-3 processor's memory.

When the bits represent instructions, an interpretation has been provided for you in RTL.

Address	Contents	RTL Interpretation
x370F	1001 100 100 111111	$R4 \leftarrow \text{NOT}(R4)$
x3710	0101 101 000 000 001	$R5 \leftarrow \text{AND}(R0, R1)$
x3711	0000 100 00000001	BRn #1
x3712	0001 110 010 1 00001	$R6 \leftarrow R2 + \#1$
x3713	1010 111 0 1000 0001	$R7 \leftarrow M[M[PC + x0081]]$
	...	...
x3793	0011 0111 1001 0100	(data: x3794)
x3794	0011 0111 1001 0110	(data: x3796)
x3795	0011 0111 1001 0011	(data: x3793)
x3796	0011 0111 1001 0101	(data: x3795)

Here is the question:

The LC-3 FSM **PROCESSES THREE INSTRUCTIONS**, starting with the fetch phase.

- (7 points) Write a complete list of the sequence of values taken by the MAR register as the LC-3 processes these instructions. Use only as many lines as are necessary.

#1: x370F (initial value)      #5: \_\_\_\_\_

#2: \_\_\_\_\_      #6: \_\_\_\_\_

#3: \_\_\_\_\_      #7: \_\_\_\_\_


#4: \_\_\_\_\_      #8: \_\_\_\_\_

- (15 points) Complete the tables below with the **FINAL** values of each register and memory location (after processing the three instructions). **To receive credit, you must write your answers in hexadecimal.**


R4	
R5	
R6	
R7	

PC	
IR	
MDR	

## LC-3 Instructions




## LC-3 FSM





## LC-3 Datapath



## LC-3 Datapath Control Signals

Signal	Description	Signal	Description
LD.MAR	= 1, MAR is loaded	LD.CC	= 1, updates status bits from system bus
LD.MDR	= 1, MDR is loaded	GateMARMUX	= 1, MARMUX output is put onto system bus
LD.IR	= 1, IR is loaded	GateMDR	= 1, MDR contents are put onto system bus
LD.PC	= 1, PC is loaded	GateALU	= 1, ALU output is put onto system bus
LD.REG	= 1, register file is loaded	GatePC	= 1, PC contents are put onto system bus
LD.BEN	= 1, updates Branch Enable (BEN) bit		
MARMUX	= 0, chooses ZEXT [IR[7:0]] = 1, chooses address adder output	MIO.EN	= 1, Enables memory, chooses memory output for MDR input = 0, Disables memory, chooses system bus for MDR input
ADDR1MUX	= 0, chooses PC = 1, chooses reg file SR1 OUT	R.W	= 1, M[MAR] < MDR when MIO.EN = 1 = 0, MDR < M[MAR] when MIO.EN = 1
ADDR2MUX	= 00, chooses "0...00" = 01, chooses SEXT [IR[5:0]] = 10, chooses SEXT [IR[8:0]] = 11, chooses SEXT [IR[10:0]]	ALUK	= 00, ADD = 01, AND = 10, NOT A = 11, PASS A
PCMUX	= 00, chooses PC + 1 = 01, chooses system bus = 10, chooses address adder output	DRMUX	= 00, chooses IR[11:9] = 01, chooses IR[8:6] = 10, chooses "110"
SR1MUX	= 00, chooses IR[11:9] = 01, chooses IR[8:6] = 10, chooses "110"		