ECE 120 Final Exam Spring 2017

Tuesday, May 9, 2017

Name:		NetID:								
Discussion Section and TA name:										
9:00 AM	[] AB1 Rui									
10:00 AM	[] AB2 Rui									
11:00 AM	[] AB3 Matt									
12:00 PM	[] AB4 Pawel									
1:00 PM	[] AB5 Pawel									
2:00 PM	[] AB6 Gowthami	[] ABA Huiren								
3:00 PM	[] AB7 Gowthami	[] ABB Huiren								
4:00 PM	[] AB8 Yu-Hsuan	[] ABC Sifan								
5:00 PM	[] AB9 Yu-Hsuan	[] ABD Surya								

- Be sure that your exam booklet has 15 pages.
- Write your name, netid and check discussion section on the title page.
- Do not tear the exam booklet apart, except for the last 4 pages.
- Use backs of pages for scratch work if needed.
- This is a closed book exam. You may not use a calculator.

Absolutely no inClearly indicate	nteraction be any assum	etween studer ptions that yo	nts is allowed. u make.	tes (both sides).	
Pı	roblem 1	17 points			
Pi	roblem 2	14 points			
Pı	roblem 3	14 points			
Pı	roblem 4	14 points			
Pı	roblem 5	12 points			
Pı	roblem 6	15 points			
Pı	roblem 7	14 points			
To	otal 1	00 points			

Problem 1 (17 points): Binary Representation and Operations, Hamming codes

1.	(2 points) A presidential term in the US lasts 1461 days. If the President of the US decided to refer to each day using fixed-length binary words, what is the minimum number of bits needed per day?								
	Minimum number of bits: (decimal number)								
2.	(4 points) Convert the following 24-bit pattern to hexadecimal:								
	1010 1100 1110 1110 1110 ₂ = x (hexadecimal number)								
3.	(4 points) Perform the following bitwise logical operations.								
	1010 1100 1100 1110 1110 1110 ₂ = x (hexadecimal number) 1010 1100 1100 1110 1110 1110 ₂ = x (hexadecimal number) 1010 1100 1100 1110 1110 ₂ = x (hexadecimal number) 1010 1100 1100 1110 1110 ₂ = x (hexadecimal number) 1010 1100 1100 1100 1100 hexadecimal number) 1010 1100 1100 1100 1100 hexadecimal number) 1010 1100 1100 1100 hexadecimal number) 1010 1100 1100 1100 hexadecimal number) 1010 1100 1100 hexadecimal number) 1010 1100 hexadecimal number) 1010 hexadecimal number)								
	b) (NOT(0101)) NOR 1001 =								
4.	(4 points) Perform the following operation in 4-bit 2's complement representation.								
	1001 + 10 =								
	Circle one: Carry out? YES NO								
	Circle one: Overflow? YES NO								
5.	(3 points) You received the following 7-bit message encoded with a Hamming code: $X_7X_6X_5X_4X_3X_2X_1 = 0010010$. Does the message have an error or not?								
	Circle one: YES NO								
	If you think there is an error, circle the bit below that is in error:								

Problem 2 (14 points): LC-3 Code and Datapath Control Signals

1. (5 points) The following fragment of assembly code is part of a larger program, in which all labels have been properly defined. Translate each line into LC-3 machine code. Some lines have been done for you. Use spaces to separate groups of bits.


As	sembly Code	Machine Code
LD	R2, BITS	0010 010 111111100
ADD	R3, R2, R2	
AND	R2, R2, #-1	
BRz	p SKIP	
ADD	R3, R3, #1	0001 011 011 1 00001
SKIP ST	R3, BITS	

What operation does this fragment of code perform on the bits stored at the memory address labeled BITS? **Circle one answer.**

Negation Arithmetic shift left Logical shift left Cyclic (circular) shift left

Bitwise NOT Arithmetic shift right Logical shift right Cyclic (circular) shift right

2. (9 points) In Patt & Patel's LC-3 datapath, the implementation of some FSM states is not unique. For example, state number 23 (MDR←SR), one of the states used to execute store instructions in the LC-3 FSM, can be implemented in two different ways. Implement both alternatives for state number 23 by completing the following table (with values 0, 1, or X). If an answer is 'don't care' then you must write X.



Problem 3 (14 points): LC-3 Assembly Programming

The program below waits for the user to type a single letter, flips the case of that letter, and then prints the message "Your flipped-case letter is> "followed by the flipped-case letter."


For example, if the user types 'A' (ASCII #65), the program changes the case to 'a' (ASCII #97). Similarly, if the user types 'z' (ASCII #122), the program changes the case to 'Z' (ASCII #90). (You can refer to the ASCII table provided on the last page of this exam.)

Write the missing lines of code. You must write only one instruction per missing line. Assume that the user only types letters.

LINE			PROGRAM	
1		.ORIG x3000		
2		; Get chara	cter	
3				
4		; Check cas	e of character	
5		LD	R1, Compare	
6		ADD	R1, R0, R1	
7				
8		; Change th	e case	
9	ToUpperCase			
10		BRnzp	ChangeCase	
11	ToLowerCase			
12	ChangeCase	ADD	R2, R0, R2	
13		; Print "Yo	ur flipped-case letter is> "	
14				
15				
16		; Print mod	ified character	
17		ADD	R0, R2, #0	
18		OUT		
19				
20	Compare	.FILL	#-96	
21	Message	.STRINGZ	"Your flipped-case letter i	s> "
22	Positive	.FILL	#32	
23	Negative	.FILL	#-32	
24		.END		

Problem 4 (14 points): Bit Slices and Abstraction

The bit-sliced design below finds the smaller of two N-bit unsigned numbers, $A=A_{N-1}A_{N-2}...A_0$ and $B=B_{N-1}B_{N-2}...B_0$. As shown in the diagram, information flows from the bit slice for the most significant bits to the bit slice for the least significant bits. The smaller number, $S=S_{N-1}S_{N-2}...S_0$, (either A or B) comes out at the bottom.



The two bits passed between slices (and into the slice on the left) use the representation shown in the table to the right.

CD/PQ	meaning
00	not used
01	A < B
10	A > B
11	A = B

1. (8 points) The K-maps below represent the outputs P and S for the bit slice. For each K-map, find an expression with minimal area. You must consider both minimal SOP and minimal POS solutions, but circle loops for only the better of the two choices (SOP or POS) and write the corresponding expressions. Extra copies of each K-map are provided on the next page, but only the copies on this page will be graded.

P		CD										
		00	01	11	10							
	00	x	0	1	1							
АВ	01	X	0	0	1							
	11	X	0	1	1							
	10	X	0	1	1							

S		CD									
		00	01	11	10						
	00	X	0	0	0						
AB	01	X	0	0	1						
	11	X	1	1	1						
	10	х	1	0	0						

P =

S =

Problem 4 (14 points): Bit Slices and Abstraction, extra K-maps


Use the following K-maps as scratch copies. We will not grade any work on this page.

Ρ			С	D		S		CD				
		00	01	11	10			00	01	11	10	
	00	x	0	1	1		00	x	0	0	0	
АВ	01	x	0	0	1	4.5	01	х	0	0	1	
AB	11	X	0	1	1	АВ	11	х	1	1	1	
	10	X	0	1	1		10	х	1	0	0	
Ρ			С	D		S			С	D		
		00	01	11	10			00	01	11	10	
АВ	00	X	0	1	1		00	x	0	0	0	
	01	x	0	0	1	AB	01	х	0	0	1	
70	11	X	0	1	1	АВ	11	х	1	1	1	
	10	X	0	1	1		10	х	1	0	0	
Ρ			С	D		S			С	D		
		00	01	11	10			00	01	11	10	
	00	x	0	1	1		00	x	0	0	0	
ΛR	01	X	0	0	1	4.0	01	х	0	0	1	
	11	X	0	1	1	АВ	11	х	1	1	1	
	10	X	0	1	1		10	х	1	0	0	


(Problem 4 continues on next page)


Problem 4 (14 points): Bit Slices and Abstraction, continued

(Figure and representation replicated for your convenience.)



Your ECE120 lab partner suggests that rather than implementing the bit slice from gates, one can use a comparator bit slice and a mux, as shown below. The representation used for bits between comparator bit slices is the same as the representation used between the bit slices being implemented, as shown to the right.





- **2. (3 points)** Unfortunately, your lab partner's implementation does not work correctly. Explain why, using **TEN WORDS OR FEWER**.
- 3. (3 points) Indicate how to fix the implementation by marking on the diagram above. You may not use any additional components nor gates.

Problem 5 (12 points): LC-3 Instruction Control

In this problem, we introduce a new instruction ABC, with opcode 1101, to the LC-3 instruction set:

ABC BaseR1, BaseR2, imm5

After decode, the instruction ABC is defined by the following sequence of six RTL statements. **Note that register R6 is used as a temporary register.**

$$\begin{split} & \mathsf{MAR} \leftarrow \mathsf{BaseR1} \\ & \mathsf{MDR} \leftarrow \mathsf{M[MAR]} \\ & \mathsf{R6} \leftarrow \mathsf{MDR} \\ & \mathsf{MDR} \leftarrow \mathsf{R6} \ \mathsf{AND} \ \mathsf{SEXT(imm5)}, \ \mathsf{Setcc} \\ & \mathsf{MAR} \leftarrow \mathsf{BaseR2} \\ & \mathsf{M[MAR]} \leftarrow \mathsf{MDR} \end{split}$$

1.	(4 points)	Express the	functionality of	f ABC in a	single-line	RTL expression
----	------------	-------------	------------------	-------------------	-------------	-----------------------

RTL ex	pression:	

2. (6 points) Provided below is the microinstruction corresponding to ABC's first RTL statement (MAR ← BaseR1). Give the control ROM address of this microinstruction.

Control ROM address: _____

IRD	COND(3)	(9)۲	LD.BEN	LD.MAR	LD.MDR	LD.IR	LD.PC	LD.REG	DD:GT	GateMARMUX	GateMDR	GateALU	GatePC	MARMUX	PCMUX(2)	ADDR1MUX	ADDR2MUX(2)	DRMUX(2)	SR1MUX(2)	ALUK(2)	MIO.EN	R.W
0	000	111000	0	1	0	0	0	0	0	0	0	1	0	0	00	0	00	00	01	11	0	0

Fill in the 16 boxes below to give the binary encoding of the instruction ABC R3, R2, #-5. Your answer MUST be consistent with the above MAR ← BaseR1 microinstruction.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0


3.	(2 points) In TWENTY WORDS OR FEWER, explain your choice (0 or 1) of bit 5 in the ABC instruction.

Problem 6 (15 points): Decoders and Counters


- **1.** (5 points) Consider the 3-variable function $f(a,b,c) = a \oplus (bc)$, where \oplus denotes XOR. Hint: you may wish to draw a truth table.
 - a) Express f(a,b,c) in canonical sum of products form.

Canonical SOP form f(a,b,c) = _____

b) Implement f(a,b,c) using the decoder shown below and **an OR gate**. Draw and label all decoder inputs and outputs. Label the size of the decoder by filling in the boxes.



2. (4 points) Complete the K-maps below corresponding to a standard 3-bit up-counter (counts the sequence 0, 1, 2 ... 7, 0, 1 ...) with state $Q_2Q_1Q_0$. Give minimal SOP expressions for Q_2^+ , Q_1^+ , and Q_0^+ .



Q ₁			Q ₁	Q _n	
•		00	01	11	10
0	0				
Q ₂	1				

Q ₀ ⁺	Q ₁ Q ₀ 00 01 11 10								
Q ₂ 1									

Minimal SOP for $Q_2^+ = \underline{\hspace{1cm}}$

Minimal SOP for Q₁⁺ = _____

Minimal SOP for $Q_0^+ = \underline{\hspace{1cm}}$


Problem 6 (15 points): Decoders and Counters, continued

3. (6 points) Implement a 3-bit up-counter with **parallel load** and **pause** operations. Your counter should have control inputs **L (load)** and **C (count)**; data inputs X₂, X₁, X₀; outputs Q₂, Q₁, Q₀.

The L and C inputs operate as follows:

- If L = 1, then a parallel load is performed.
- If L = 0 and C = 1, the circuit works as a 3-bit up-counter.
- If L = 0 and C = 0, the counter pauses (that is, it stays in the same state.)

As shown below, the counter uses three D flip-flops and three 4:1 multiplexers. For your convenience, the L, C, and Clock lines are provided for you. Complete the counter implementation using as few gates (AND, OR, NOT, XOR) as possible. For full credit, use only **2 XOR gates and 1 AND gate. Inverted inputs are not available.** *Hint: Recall function f(a,b,c) from part 1 of this problem.*



Problem 7 (14 points): LC-3 Interpretation and Assembly

1. (5 points) Decode each of the following LC-3 instructions, writing the RTL in the box beside the instruction. For full credit, your RTL must include specific values for each operand (for example, "R4" rather than "DR"), and must be sign-extended when appropriate. You need not, however, perform calculations such as addition of the PC value.

Write any immediate values either as **4-digit hexadecimal** (prefix them with "x") or as **decimal** (prefix them with "#"). DO NOT USE ANY OTHER NOTATION.

Hint: Draw lines between bits to separate the instructions into appropriate fields.

	instruct	ion bits		RTL meaning
0001	1110	1011	0010	R7 ← R2 - #14, Setcc
1110	0101	1111	1000	
0101	1100	0000	0101	
0011	0110	1000	0000	

2. (9 points) Sadly, Prof. Lumetta forgot to include comments in the program below. Complete the program's symbol table below to the right. Fill only as many rows as necessary.

	.ORIG x3000
	AND R5,R5,#0
	LD R1,SADDR
LOOP	LDR R4,R1,#0
	BRz DONE
	ADD R1,R1,#1
	ADD R5,R5,#1
	BRnzp LOOP
DONE	NOT R5,R5
	ADD R5,R5,#1
	LEA R3, RESULT
	STR R1,R3,#0
	STR R5,R3,#1
	HALT
RESULT	.BLKW #2
SADDR	FTLL ×4000

. END

Symbol Table


Given that the string "Why-ECEB?" is placed in memory starting at address x4000, write the **4-digit hexadecimal values** held in the following memory locations when the program halts.

M[RESULT]=	
M[RESULT+#1]=	
M[R1]=	

Table of ASCII Characters

Char	Dec	Hex	Char	Dec	Hex	Char	Dec	Hex	Char	Dec	Hex
(nul)	0	00	(sp)	32	20	@	64	40	`	96	60
(soh)	1	01	!	33	21	A	65	41	a	97	61
(stx)	2	02	"	34	22	В	66	42	b	98	62
(etx)	3	03	#	35	23	C	67	43	С	99	63
(eot)	4	04	\$	36	24	D	68	44	d	100	64
(enq)	5	05	8	37	25	E	69	45	е	101	65
(ack)	6	06		38	26	F	70	46	f	102	66
(bel)	7	07	'	39	27	G	71	47	g	103	67
(bs)	8	80	(40	28	H	72	48	h	104	68
(ht)	9	09)	41	29	I	73	49	i	105	69
(lf)	10	0a	*	42	2a	J	74	4a	j	106	ба
(vt)	11	0b	+	43	2b	K	75	4b	k	107	бb
(ff)	12	0c	,	44	2c	L	76	4c	1	108	6с
(cr)	13	0d	-	45	2d	M	77	4d	m	109	6d
(so)	14	0e	.	46	2e	N	78	4e	n	110	бе
(si)	15	0f	/	47	2f	0	79	4f	0	111	6f
(dle)	16	10	0	48	30	P	80	50	p	112	70
(dc1)	17	11	1	49	31	Q	81	51	q	113	71
(dc2)	18	12	2	50	32	R	82	52	r	114	72
(dc3)	19	13	3	51	33	S	83	53	s	115	73
(dc4)	20	14	4	52	34	T	84	54	t	116	74
(nak)	21	15	5	53	35	U	85	55	u	117	75
(syn)	22	16	6	54	36	V	86	56	v	118	76
(etb)	23	17	7	55	37	W	87	57	W	119	77
(can)	24	18	8	56	38	X	88	58	x	120	78
(em)	25	19	9	57	39	Y	89	59	У	121	79
(sub)	26	1a	:	58	3a	Z	90	5a	z	122	7a
(esc)	27	1b	;	59	3b	[91	5b	{	123	7b
(fs)	28	1c	<	60	3c	\	92	5c		124	7c
(gs)	29	1d	=	61	3d]	93	5d	}	125	7d
(rs)	30	1e	>	62	3e	^	94	5e	~	126	7e
(us)	31	1f	?	63	3f	_	95	5f	(del)	127	7f

IEEE 754 32-bit floating point format




The actual number represented in this format is:

where $1 \le exponent \le 254$ for normalized representation.

LC-3 TRAP Service Routines

Tran Vector	Assembler Name	Description
x20	GETC	Read a single character from the keyboard. The character is not echoed onto the console. Its ASCII code is copied into R0. The high eight bits of R0 are cleared.
x21	TUO	Write a character in R0[7:0] to the console display.
x22	PUTS	Write a string of ASCII characters to the console display. The characters are contained
		in consecutive memory locations, one character per memory location, starting with the address specified in RO. Writing terminates with the occurrence of x0000 in a memory location.
x23	IN	Print a prompt on the screen and read a single character from the keyboard. The character is echoed onto the console monitor, and its ASCII code is copied into R0. The high eight hits of P0 are cleared.
x24	PUTSP	Write a string of ASCII characters to the console. The characters are contained in
× 225	НАСТ	consecutive memory locations, two characters per memory location, starting with the address specified in R0. The ASCII code contained in bits [7:0] of a memory location is written to the console first. Then the ASCII code contained in bits [15:8] of that memory location is written to the console. (A character string consisting of an odd number of characters to be written will have x00 in bits [15:8] of the memory location containing the last character to be written.) Writing terminates with the occurrence of x0000 in a memory location.
x25	HALT	Halt execution and print a message on the console.

LC-3 Control Word Fields




Description

LC-3 Microsequencer Control


Signal

IRD $\begin{cases} = 1, CAR \leftarrow 00 opcode (opcode = IR[0]) \\ = 0, CAR \leftarrow J (plus 1,2,4,8,16 depend) \end{cases}$	15:12]), only during decode ling on COND bits)
$\label{eq:cond} \begin{aligned} &\text{COND} \begin{cases} = 000 \text{, CAR} \leftarrow \text{J} \\ &= 001 \text{, IF (R=1 and J[1]=0)} & \text{THEN} \\ &= 010 \text{, IF (BEN=1 and J[2]=0)} & \text{THEN} \\ &= 011 \text{, IF (IR[11]=1 and J[0]=0)} & \text{THEN} \end{cases} \end{aligned}$	(CAR ← J plus 2) ELSE (CAR ← J) (CAR ← J plus 4) ELSE (CAR ← J) (CAR ← J plus 1) ELSE (CAR ← J)

J 6-bit next value for CAR (plus modifications depending on COND bits)



LC-3 Instructions LC-3 FSM



NOTES: RTL corresponds to execution (after fetch!); JSRR not shown

$R7 \leftarrow PC, PC \leftarrow M[ZEXT(trapvect8)]$	TRAP 1111 0000 trapvect8 TRAP trapvect8	$R7 \leftarrow PC, PC \leftarrow PC + SEXT(PCoffset11)$	JSR 0100 1 PCoffset11 JSR PCoffset11	PC ← BaseR	JMP 1100 000 BaseR 000000 JMP BaseR	((n AND N) OR (z AND Z) OR (p AND P)): $PC \leftarrow PC + SEXT(PCoffset9)$	BR 0000 n z p PCoffset9 BR{nzp} PCoffset9	DR ← SR1 AND SEXT(imm5), Setcc	AND 0101 DR SR1 1 imm5 AND DR, SR1, imm5	DR ← SR1 AND SR2, Setcc	AND 0101 DR SR1 0 00 SR2 AND DR, SR1, SR2	DR ← SR1 + SEXT(imm5), Setcc	ADD 0001 DR SR1 1 imm5 ADD DR, SR1, imm5	DR ← SR1 + SR2, Setcc	ADD 0001 DR SR1 0 00 SR2 ADD DR, SR1, SR2
$M[BaseR + SEXT(offset6)] \leftarrow SR$	STR 01111 SR BaseR offset6 STR SR, BaseR, offset6	$M[M[PC + SEXT(PCoffset9)]] \leftarrow SR$	STI 1011 SR PCoffset9 STI SR, PCoffset9	M[PC + SEXT(PCoffset9)] ← SR	ST 0011 SR PCoffset9 ST SR, PCoffset9	DR ← NOT SR, Setcc	ef9 NOT 1001 DR SR 1111111 NOT DR, SR	DR ← PC + SEXT(PCoffset9), Setcc	mm5 LEA 1110 DR PCoffset9 LEA DR, PCoffset9	DR ← M[BaseR + SEXT(offset6)], Setcc	SR2 LDR 0110 DR BaseR offset6 LDR DR, BaseR, offset6	DR ← M[M[PC + SEXT(PCoffset9)]], Setcc	mm5 LDI 1010 DR PCoffset9 LDI DR, PCoffset9	DR ← M[PC + SEXT(PCoffset9)], Setcc	R2 LD 0010 DR PCoffset9 LD DR, PCoffset9

-MIO.EN

$SR1MUX \begin{cases} = 00, \text{ chooses } IR[11:9] \\ = 01, \text{ chooses } IR[8:6] \\ = 10, \text{ chooses "110"} \end{cases}$	$PCMUX \begin{cases} = 00, \text{ chooses PC + 1} \\ = 01, \text{ chooses system bus} \\ = 10. \text{ chooses address adder output} \end{cases}$	ADDR2MUX = 00, chooses "000" = 01, chooses SEXT IR[5:0] = 10, chooses SEXT IR[8:0] = 11, chooses SEXT IR[10:0]	ADDR1MUX $\begin{cases} = 0, \text{ chooses PC} \\ = 1, \text{ chooses reg file SR1OUT} \end{cases}$		LD.MAR = 1, MAR is loaded LD.MDR = 1, MDR is loaded LD.IR = 1, IR is loaded LD.PC = 1, PC is loaded LD.REG = 1, register file is loaded LD.BEN = 1, updates Branch Enable (BEN) bit
		$ ALUK \begin{cases} = 00, ADD \\ = 01, AND \\ = 10, NOT A \\ = 11, PASS A \end{cases} $	$R.W$ $\begin{cases} = 1, M[MAR] < MDR \text{ when MIO.EN} = 1 \\ = 0, MDR < M[MAR] \text{ when MIO.EN} = 1 \end{cases}$	= 1, Enables memory, chooses memory output for MDR input mio.en = 0, Disables memory, chooses system bus for MDR input	LD.CC = 1, updates status bits from system bus GateMARMUX = 1, MARMUX output is put onto system bus GateMDR = 1, MDR contents are put onto system bus GateALU = 1, ALU output is put onto system bus GatePC = 1, PC contents are put onto system bus