# ECE 120 Third Midterm Exam Spring 2017

Tuesday, April 18, 2017


Name:		NetID:	_
Discussion Section and	TA name:	1	
9:00 AM	[ ] AB1 Rui		
10:00 AM	[ ] AB2 Rui		
11:00 AM	[ ] AB3 Matt		
12:00 PM	[ ] AB4 Pawel		
1:00 PM	[ ] AB5 Pawel		
2:00 PM	[ ] AB6 Gowthami	[ ] ABA Huiren	
3:00 PM	[ ] AB7 Gowthami	[ ] ABB Huiren	
4:00 PM	[ ] AB8 Yu-Hsuan	[ ] ABC Sifan	
5:00 PM	[ ] AB9 Yu-Hsuan	[ ] ABD Surya	

- Be sure that your exam booklet has 9 pages.
- Write your name, netid and check discussion section on the title page.
- Do not tear the exam booklet apart, except for the last two pages.
- Use backs of pages for scratch work if needed.
- This is a closed book exam. You may <u>not</u> use a calculator.
- You are allowed one handwritten 8.5 x 11" sheet of notes (both sides).
- Absolutely no interaction between students is allowed.
- Clearly indicate any assumptions that you make.
- The questions are not weighted equally. Budget your time accordingly.
- Show your work.


-			
	Problem 1	16 points	
	Problem 2	16 points	
	Problem 3	22 points	
	Problem 4	27 points	
	Problem 5	19 points	
	Total	100 points	

### Problem 1 (16 points): Counter Design

The FSM drawn below consists of a 2-bit binary counter ( $S_1S_0$  counts 0, 1, 2, 3, then returns to 0) and two inverters.



**1. (8 points)** Draw a state transition diagram for the FSM. Label each node with the state identifier S<sub>1</sub>S<sub>0</sub> and the output Y<sub>1</sub>Y<sub>0</sub>. Do not cross transition arcs.



**2. (5 points)** In **TEN OR FEWER** words, what does the FSM do? *Hint: Look at the output sequence.* 


\_\_\_\_\_


**3. (3 points)** In the design above, the counter is treated as a black box—in other words, only the outputs S<sub>1</sub> and S<sub>0</sub> are available. If instead you had access to all transistors in the 2-bit binary counter design (that produces S<sub>1</sub>S<sub>0</sub>), what is the minimum number of additional transistors needed to implement the FSM that produces Y<sub>1</sub>Y<sub>0</sub>?


Minimum number of additional transistors = \_\_\_\_\_

### Problem 2 (16 points): Sequence Recognizer

Consider the state transition diagram shown below. Nodes are labeled with the state  $S_2S_1S_0$  and the output R. Transition arcs are labeled with input B. **Assume that the FSM starts in state**  $S_2S_1S_0$ =000.








- **1. (8 points)** Fill in the K-map to the right for the next state bit  $S_0^+$  as a function of the current state  $S_2S_1S_0$  and the input B.
- **2. (8 points)** The above FSM implements a sequence recognizer for non-overlapping instances of the sequence 10101. For example, if the FSM receives the input sequence 1010101, it produces the output sequence 0000100.


The figure to the right is the same as the one above, except that the two transitions coming from state 100 have been removed.

Draw and label the transitions from state 100 so that the resulting FSM recognizes overlapping instances of the sequence 10101. That is, if the FSM receives the input sequence 1010101, it produces the output sequence 0000101.




# Problem 3 (22 points): Memory

(10 points) The figure below shows the block diagram of a 4k x 8-bit RAM chip. Recall that 1k = 1024. Provide inputs to the RAM in order to store the decimal value -6 in location (decimal) 30. Answer in binary with the correct number of bits.




2. (12 points) Use two of these 4k x 8-bit RAM chips (with CS) to build an 8k x 8-bit RAM (without CS). Draw wires to complete the logic below. The Output Data lines have been drawn for you. You may use at most one additional gate (AND, OR, or NOT). Label wires as needed (for example, Addr[3:0]) and write the number of wires wherever a "slash" is drawn.



#### Problem 4 (27 points): FSM Design

The city of Urbana has the following traffic light controller:



The next-state logic guarantees that the **FSM** is a **3-bit binary up-counter** ( $S_2S_1S_0$  counts the sequence 0, 1, 2, ..., 7, 0, 1, 2, ...), while the output logic translates the current state  $S_2S_1S_0$  into outputs for the three lights: G (green), Y (yellow), and R (red).

The mayor of Urbana has requested the help of the ECE Department to extend the design to cope with emergency vehicles (fire engines, ambulances, police, and so forth.) Since the ECE 120 instructors are *very* busy, and the timing for midterm 3 was just perfect, your task is to extend the FSM as follows:

- 1. When an emergency vehicle nears the traffic light, your extended FSM receives a new input **E=1** (otherwise, input E=0).
  - a) If the **red light is lit (R=1)**, the FSM should **hold its current state** until E returns to 0 (after the emergency vehicle has passed).
  - b) If the **yellow light is lit (Y=1)**, the FSM should **continue to advance** in the same way as in the original design.
  - c) If the **green light is lit (G=1)**, the extended FSM must **light the yellow light (Y=1)** in the next cycle. (Safety is of utmost concern to the mayor. We don't want vehicles to suddenly stop and crash!)
- 2. If no emergency vehicle is present (**E=0**), the extended design should **continue to advance** in the same way as the original design behaved.


(The questions you need to answer are on the next page.)

## Problem 4 (27 points): FSM Design, continued

1. (18 points) Write the state transition table for the extended design.

Cu	rrent St	ate	Input	1	Next Stat	te		Outputs	
S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>	Е	S <sub>2</sub> +	S₁⁺	S₀⁺	G	Υ	R
0	0	0	0						
0	0	1	0						
0	1	0	0						
0	1	1	0						
1	0	0	0						
1	0	1	0						
1	1	0	0						
1	1	1	0						
0	0	0	1						
0	0	1	1						
0	1	0	1						
0	1	1	1						
1	0	0	1						
1	0	1	1						
1	1	0	1						
1	1	1	1						

- **2. (9 points)** The circuit below extends the next-state logic as specified in the previous page to cope with the new input E, but it has not been finished yet.
  - **a.** Write the missing 3-bit value in the provided boxes.
  - b. Finish the design by drawing the missing wires. You are NOT allowed to add any other component to the design, only wires. Inverted inputs are not available.



# Problem 5 (19 points): LC-3 Interpretation and Assembly

The registers of an LC-3 processor
currently have the values shown in the
table to the right.

R0	x0000
R1	x1111
R2	x2222
R3	x3333

R4	x4444
R5	x5555
R6	x6666
R7	xFFFF

PC	x4401
IR	x11E1
MAR	x4400
MDR	x11E1

The table to the right shows some of the contents of the LC-3 processor's memory.

When the bits represent instructions, an interpretation has been provided for you in RTL.

address	contents	RTL interpretation
<b>x44</b> 00	0001 000 111 1 00001	R0 ← R7+1
<b>x4401</b>	1001 101 111 111111	R5 ← NOT(R7)
<b>x4402</b>	0110 110 100 000001	R6 ← M[R4+1]
x4403	1011 111 001000000	M[M[PC+x040]]←R7
~4443	0100 0100 0100 0101	(data: **///E)

		•	• •		• • •
<b>x4443</b>	0100	0100	0100	0101	(data: x4445)
<b>x4444</b>	0100	0100	0100	0110	(data: x4446)
<b>x4445</b>	1111	1110	1110	1101	(data: xFEED)
<b>x4446</b>	1110	1100	1110	1011	(data: xECEB)


### Here's the question:

The LC-3 FSM **PROCESSES THREE INSTRUCTIONS**, starting with the fetch phase.

**1. (7 points)** Write a complete list of the sequence of values taken by the MAR register as the LC-3 processes these instructions. Use only as many lines as are necessary.

#1:_	x4400 (initial value)	#5:
#2.		
#4		#6:
#3:_		#7:
#4:_		#8:

2. (12 points) Complete the tables below with the FINAL values (after processing of three instructions) of each register and memory location. To receive credit, you must write your answers in hexadecimal.



memory address	contents
<b>x444</b> 3	
<b>x4444</b>	
<b>x444</b> 5	
<b>x444</b> 6	

#### **ECE 120** LC-3 FSM LC-3 Instructions TRAP ADD JSR M₽ AND AND ADD BR MAR <-PC PC<-PC+1 [INT] R 0100 1100 0000 0101 0101 0001 0001 $\uparrow$ AND N) OR (z AND Z) OR (p AND P)): PC $\leftarrow$ PC + SEXT(PCoffset9) MDR<-M PC, PC ← M[ZEXT(trapvect8)] РС SR1 + SR2, Setcc R. PC \_ n AND SR2, Setcc + SEXT(imm5), Setcc AND SEXT(imm5), Setcc 00 R PR PR 묶 0000 IR<-MDR р PC Bas SR1 SR1 SR1 SR1 BEN<-IR[11] & N + IR[10] & Z + IR[9] & P [IR[15:12]] SEXT(PCoffset11) Ř To 8 NOTES: RTL corresponds to execution PCoffset9 (See Figure C.7) \_ 0 0 \_ 8 8 000000 DR<-SR1+OP2\* SR2 LEA LD/LDR/ \str DR<-SR1&OP2\* set CC ADD DR, ADD DR, SR1, SR2 TRAP trapvect8 AND DR, JSR PCoffset11 JMP BaseR BR{nzp} PCoffset9 AND DR, DR<-NOT(SR) set CC SR1, imm5 , SR1, MAR<-ZEXT[IR[7:0]] 11 MAR<-PC+off9 MDR<-M[MAR] 28 MAR<-PC+off9 R7<-PC R MDR<-M[MAR] MDR<-M[MAR] STR TON LEA LDR STI ST Б Б

M[M[PC

+ SEXT(PCoffset9)]]

1

SR

BaseR

offset6

STR SR, BaseR, offset6

M[BaseR + SEXT(offset6)] ←

SR

MIPC

SEXT(PCoffset9)] ←

SR

SR

PCoffset9

STI SR, PCoffset9

0011

SR ]

PCoffset9

ST SR, PCoffset9

PR

SEXT(PCoffset9), Setcc

1110

묶

PCoffset9

LEA DR,

PCoffset9

R

NOT SR,

, Setcc

1001

묶

SR

111111

NOT DR,

DR↑

M[BaseR + SEXT(offset6)], Setcc

0110

ᄝ

BaseR

offset6

LDR DR,

, BaseR, offset6

(after fetch!); JSRR not shown

0010

R

PCoffset9

Б

PR

M[PC + SEXT(PCoffset9)], Setcc

1010

모

PCoffset9

LDI DR,

PCoffset9


M[M[PC + SEXT(PCoffset9)]], Setcc

► To 49 (See Figure C.7) 32 To 13 [BEN] PC<-PC+off9 12 PC<-BaseR R7<-PC To 18 [IR[11]] PC<-PC+off11 PC<-MDR R R To 18 PC<-BaseR DR<-PC+off9 MAR<-B+off6 MAR<-B+off6 set CC To 18 To 18 MAR<-PC+off9 MAR<-MDR MAR<-MDR MAR<-PC+off9 MDR<-M[MAR] MDR<-SR NOTES R R w B+off6 : Base + SEXT[offset6] PC+off9 : PC + SEXT{offset9] DR<-MDR M[MAR]<-MDR PC+off11 : PC + SEXT[offset11] set CC  $\overline{R}$ R OP2 may be SR2 or SEXT[imm5] To 18 To 18

SR1MUX

Signal

Description



chooses system bus

for MDR input

```
GateMARMUX -
                                                  - GatePC
                                                               IR[11:9] DRMUX
                                  LD.PC--⊳
 MARMUX
                                                                 110_-2
                                                                                                 IR[8:6]
                                                          +1
                                                                                 REG
               16
                                                                                 FILE
                                                                                              IR[11:9]
                                                                  LD.REG-
                               PCMUX-
                                                                 IR[2:0] <sup>3</sup>∕⊳
                                                                                     SR1
OUT
ZEXT
                                                                                            SRIMUX
  F17:01
                                                                                         16
                                                                              116
      ADDR2MUX
                                              ADDRIMUX
                                                               /16
                          16
                     16 /
   [10:0]
     ✓► SEXT
                                 SEXT
                               Í4:01
                                                          SR2MUX
(from IR[5])
      SEXT
  [5:0] SEXT
                                                                              16
                                                                                       A
                                           CONTROL
                                                                                ALU
                                                                   AĹUK
                                                       ♣BEN
                                                               - IR[11:9]
                                                   BR COMP
                                                                                  /16
                   IR
                         <⊢LD.IR
                                                               -LD.CC
                                                    A A A
                                                                                  √—GateALU
            ^\—GateMDR
          MDR
               ↓ LD.MDR
                                    ↓—LD.MAR
                               MAR
                  MIO.EN
                         Data In Addr
                                R/W <- R.W
                    R<→ Ready
                            64k x 16
RAM
                                        -MIO.EN
```